

Amendments to the Claims:

This listing of claims will replace all prior versions, and listings, of claims in the application:

1. (Previously presented) A processor, comprising:  
instruction storage in which instructions are stored;  
fetch logic coupled to the instruction storage to fetch instructions from the instruction storage;  
decode logic coupled to the fetch logic to decode instructions fetched by the fetch logic; and  
pre-decode logic associated with the decode logic;  
wherein at least some of the instructions comprise a prefix, and in parallel with the decode logic decoding a current instruction, the pre-decode logic determines whether a subsequent instruction comprise a prefix, in which case the decode logic causes a program counter to skip the prefix thereby precluding the decode logic from receiving the prefix and changes behavior of the decode logic during decoding of the subsequent instruction.
2. (Original) The processor of claim 1, wherein at least some instructions comprise at least one Bytecode.
3. (Original) The processor of claim 1, wherein the prefix comprises a Java impdep instruction.
4. (Original) The processor of claim 3, wherein when detecting the Java impdep instruction, the subsequent instruction belongs to a different instruction set than the current instruction.

5. (Original) The processor of claim 1, wherein the prefix comprises a Java wide instruction.
6. (Original) The processor of claim 1, wherein when detecting the Java wide instruction changes format of the subsequent instruction.
7. (Original) The processor of claim 1, wherein in parallel with the decode logic decoding the current instruction, the pre-decode logic examines a predetermined number of subsequent bytes.
8. (Original) The processor of claim 7, wherein the predetermined number is at least 5.
9. (Previously presented) A method of decoding variable length instructions, comprising:  
decoding a current instruction according to a first behavior;  
while decoding the current instruction, pre-decoding a subsequent instruction to determine if the subsequent instruction includes a predetermined prefix; and  
if the subsequent instruction includes the predetermined prefix, causing a program counter to skip the predetermined prefix to thereby preclude decode logic from receiving the prefix and changing the decoding of the subsequent instruction according to a second behavior.
10. (Original) The method of claim 9, wherein pre-decoding includes examining a predetermined number of bytes following the current instruction.
11. (Original) The method of claim 10, wherein the predetermined number is at least 5.

12. (Original)The method of claim 10, wherein pre-decoding further includes comparing each of the predetermined number of bytes to prefix value.

13. (Original)The method of claim 12, wherein the prefix value is equal to a Java impdep instruction.

14. (Original)The method of claim 12, wherein the prefix value is equal to a Java wide instruction.

15. (Original)The method of claim 9, wherein if the a Java wide prefix is detected, the first and second behaviors comprise a first mode for decoding instructions of a first format and a second mode for decoding instructions of a second format.

16. (Original)The method of claim 9, wherein if a Java impdep prefix is detected, the first and second behaviors comprise a first mode for decoding instructions of a first instruction set and a second mode for decoding instructions of a second instruction.

17. (Previously presented) A system, comprising:

a main processor unit; and

a co-processor unit coupled to the main processor unit, the co-processor unit comprising:

decode logic; and

pre-decode logic associated with the decode logic;

wherein the decode logic decodes a current instruction concurrently with the pre-decode logic determining if a subsequent instruction comprises a prefix in which case a program counter skips the prefix thereby precluding the decode logic from receiving the prefix and changes the decode logic operation during the decoding of the subsequent instruction.

18. (Original) The system of claim 17, wherein concurrently with the decode logic decoding the current instruction, the pre-decode logic examines a predetermined number of subsequent bytes.
19. (Original) The system of claim 18, wherein the predetermined number is at least 5.
20. (Original) The system of claim 18, wherein the predetermined number of subsequent bytes is compared to a prefix value.
21. (Original) The system of claim 20, wherein the prefix value is equal to a Java wide instruction .
22. (Original) The system of claim 20, wherein the prefix value is equal to a Java impdep prefix.
23. (Original) The system of claim 17, wherein the instructions are of variable length.
24. (Original) The system of claim 17, wherein the system comprises a cellular telephone.
25. (Currently amended) A programmable device, comprising:  
a register storing a location of a current instruction;  
a decode logic; and  
a pre-decode logic coupled to the decode logic, wherein in parallel, the decode logic decodes the current instruction and the pre-decode logic determines if a subsequent instruction includes a prefix, and wherein if the subsequent instruction comprises the prefix, the register skips the prefix of the subsequent

instruction thereby precluding the decode logic from receiving the prefix and changes behavior of the decode logic for decoding of the subsequent instruction.

26. (Original) The programmable device of claim 25, wherein the prefix is a Java wide instruction.

27. (Original) The programmable device of claim 25, wherein the prefix is a Java impdep instruction.

28. (Original) The programmable device of claim 25 wherein the current instruction and the subsequent instruction each comprises at least one Bytecode.

29. (Original) The programmable device of claim 25, wherein the pre-decode logic further determines a predetermined number of subsequent bytes.

30. (Original) The programmable device of claim 29, wherein the predetermined number is at least 5.

31. (Original) The programmable device of claim 25, wherein the register is a program counter.

32.-34. (Canceled).